EV182656601

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial Number ................................... 09/292,132
Filing Date .............................................. April 14, 1999
Inventor ............................................. Salman Akram et al.
Assignee .......................................... Micron Technology, Inc.
Group Art Number ............................................. 2812
Examiner ................................................ S. Mulpuri
Attorney's Docket No. ..................................... MI22-1171
Title:      Methods of Forming a Transistor Gate


## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT


Reference -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56.  No

admission is made regarding whether the submitted reference is prior art.


Respectfully submitted,


Dated: _1-02-03_                Attorney:  _____

                                           D. Brent Kenady
                                           Reg. #40,045


S:\MI22\1171\ID15.wpd  A2712315N

| Form PTO-1449 | | | U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE | ATTY. DOCKET NO. M122-1171 | | SERIAL NO. 09/292,133 | |
|---|---|---|---|---|---|---|---|
| **LIST OF ART CITED BY APPLICANT** (Use several sheets if necessary) | | | | APPLICANT Salman Akram et al. | | | |
| | | | | FILING DATE April 14, 1999 | | GROUP 2812 | |

**U.S. PATENT DOCUMENTS**

| *Examiner Initial | | Document Number | Date | Name | Class | Subclass | Filing Date If Appropriate |
|---|---|---|---|---|---|---|---|
| | AA | | | | | | |
| | AB | | | | | | |
| | AC | | | | | | |
| | AD | | | | | | |
| | AE | | | | | | |
| | AF | | | | | | |
| | AG | | | | | | |
| | AH | | | | | | |
| | AI | | | | | | |
| | AJ | | | | | | |
| | AK | | | | | | |

**FOREIGN PATENT DOCUMENTS**

| | | Document Number | Date | Country | Class | Subclass | Translation Yes | No |
|---|---|---|---|---|---|---|---|---|
| | AL | | | | | | | |
| | AM | | | | | | | |
| | AN | | | | | | | |
| | AO | | | | | | | |
| | AP | | | | | | | |

**OTHER REFERENCES** (Including Author, Title, Date, Pertinent Pages, Etc.)

| | | |
|---|---|---|
| | AR | Wolf, Ph.D., Stanley, "Silicon Processing for the VLSI Era - Volume 2: Process Integration," ©1990 Lattice Press, pages 212-213. |
| | AS | |
| | AT | |

| EXAMINER | DATE CONSIDERED |
|---|---|
| | |

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

S:\M122\1171\d16.wpd  A2701021540N

PAGE 17/17 * RCVD AT 12/8/2003 7:48:12 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-1/2 * DNIS:8729306 * CSID:5098383424 * DURATION (mm-ss):03-12   P.17